Cart (Loading....) | Create Account
Close category search window
 

A vertical injection logic watch IC with CMOS equivalent current drain

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

Vertical injection logic (VIL), an improved structure of I/SUP 2/L, was applied to an analog watch IC with a 1.5-V supply voltage, which resulted in a CMOS equivalent current drain of 2 /spl mu/A and half the chip size of CMOS. The design consideration and experimental work that support the characteristics are described.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:12 ,  Issue: 6 )

Date of Publication:

Dec. 1977

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.