Cart (Loading....) | Create Account
Close category search window

Two static 4K clocked and nonclocked RAM designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

A detailed description of both a clocked and a nonclocked n-channel MOS 4K static RAM is presented. The clocked device is a three-supply (+12 V, +5 V, -5 V) RAM which uses bootstrapping circuitry for signal driving, and sustaining resistors for low memory array power dissipation and infinite chip select length. The nonclocked device is a single supply (+5 V) fully TTL compatible RAM with depletion load circuitry for speed and compactness. Emphasis is given to processing parameters and performances as well as circuit design considerations including internal signal timings and circuit schematics.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:12 ,  Issue: 5 )

Date of Publication:

Oct 1977

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.