By Topic

I/sup 2/L timing circuit for the 1 ms-10 s range

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

An I/SUP 2/L timing circuit without external components is presented, which makes use of some specific I/SUP 2/L properties-operation at low power levels, light sensitivity, variable delay, and long maximum delay times. The circuit comprises 45 gates on a chip area of 0.3 mm/SUP 2/. It produces pulses from below 1 ms to more than 10 s which are inversely proportional to a single supply current. For this purpose, new methods for current splitting and amplification with I/SUP 2/L circuits are used. The temperature dependence of the output pulse width is better than 0.8 percent/K. If the circuit is irradiated by light, it produces pulses with a pulse width inversely proportional to the light intensity. For example, it can be used as an integrated exposure meter for all kinds of photographic applications.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:12 ,  Issue: 2 )