By Topic

Computer-aided analysis of solid-state analog delay lines using conventional circuit analysis programs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

A method is described for analyzing the two-dimensional behavior of minority carriers in a solid-state analog delay line by applying, without modification, existing computer-aided circuit analysis programs to a lumped model. Development of the model in two dimensions is based on an approximate solution of the minority carrier partial differential equation using an analogous electrical network. The model includes injecting and collecting junction nonlinearities and thereby permits the study of responses to arbitrary external excitations. Several examples of the use of the model are given.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:9 ,  Issue: 1 )