Five-transistor memory cells in ESFI MOS technology

Compared with a conventional six-transistor memory cell in complementary MOS technology, a five-transistor cell only needs about 70 percent of the area. Memory matrices have been manufactured on epitaxial silicon films on insulators, using such cells with an area of 5700 /spl mu/m/SUP 2/ (9 mil/SUP 2/). In addition, proposals for a sense circuit are made and the typical data of a 2048-b memory chip are estimated.