Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

n-channel ion-implanted enhancement/depletion FET circuit and fabrication technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

n-channel enhancement/depletion technology and circuits are described. The threshold voltage adjustment to form the enhancement- and depletion-mode devices are achieved by ion implantation. This allows optimization of the performance and circuit density. The calculated and experimentally observed speed-power product is 10 pJ/pF with a single +5-V power supply. Inversion of the field region on the high resistivity p-type substrate is completely eliminated by the use of an implanted field shield.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:8 ,  Issue: 3 )