By Topic

Yield-enhancement techniques in semiconductor memory

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

In manufacturing semiconductor memory devices a significant number of die have only a few defects. These defective parts can be used in memory-system manufacture by designing boards with part positions that can accept defective parts. These partially good parts are then categorized to match the board location. Such systems have been built using both conventional printed-circuit boards and multichip hybrid assembly.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:7 ,  Issue: 4 )