By Topic

Low-power bipolar transistor memory cells

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)

Low- and high-barrier Schottky diodes have been combined with bipolar transistors to produce planar integrated-circuit low-area memory cells that hold at 75 μW. Low-barrier diodes formed on p-type ion-implanted silicon (10/SUP 17/ cm/SUP -3/) are used as high-resistance collector loads. High-barrier diodes formed on n-type epitaxial silicon (10/SUP 16/ cm/SUP -3/) provide low-capacitance low-leakage coupling to digit lines in a memory array. The highly reproducible rhodium silicide on silicon Schottky diodes, as well as high-quality ohmic contacts, are formed in one sequence of sputtering and high-temperature operations. The process is fully compatible with beam-lead technology. It is estimated that a 512-word memory module using these cells would operate at a 60-ns READ or WRITE cycle time.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:4 ,  Issue: 5 )