By Topic

Steady-state error minimisation technique for single-phase PWM inverters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Se-Kyo Chung ; Dept. of Control & Instrum. Eng., Gyeongsang Nat. Univ., Kyungnam, South Korea

A steady-state error minimisation technique of a single-phase pulsewidth modulated (PWM) inverter is presented. This technique employs a phase-locked loop concept utilising the phase difference between the capacitor voltage and current, which is similar to the dq transform of three phase variables. The experimental results are provided to show the effectiveness of this approach.

Published in:

Electronics Letters  (Volume:38 ,  Issue: 22 )