By Topic

Design of dividable interleaver for parallel decoding in turbo codes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jaeyoung Kwak ; Dept. of Electr. Eng. & Comput. Sci., Korea Adv. Inst. of Sci. & Technol., Daejeon, South Korea ; Kwyro Lee

A dividable interleaving method is proposed for turbo codes with parallel architecture to achieve high-throughput. This method not only solves the memory conflict problem in extrinsic information memory, but reduces the required memory for the interleaver. Many kinds of interleaver type are applicable to this method, the BER performance is similar to that achieved by other interleavers.

Published in:

Electronics Letters  (Volume:38 ,  Issue: 22 )