By Topic

The digital front-end electronics for the space-borne INTEGRAL-SPI experiment: ASIC design, design for test strategies and self-test facilities

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
Mur, M. ; Commissariat a l''Energie Atomique, Gif sur Yvette, France ; Cordier, B. ; Donati, M. ; Duc, R.
more authors

The flight model of the digital front-end electronics (DFEE) of the gamma-ray spectrometer SPI has been recently integrated on the INTEGRAL satellite spacecraft. The processing core of the DFEE is based on a dedicated application specific integrated circuit (ASIC). We report on the unified design and test methodology that was deployed to cover the entire life cycle of this subsystem, from initial design simulation to operational self-test and diagnosis operations after launch. Strong emphasis is put on the ASIC design-for-test strategies, from very-high speed integrated circuit description language IEEE 1076 (VHDL) simulation and test bench validation to full scan fabrication test coverage and inflight self-test capability.

Published in:

Nuclear Science, IEEE Transactions on  (Volume:49 ,  Issue: 5 )