By Topic

Multiplier architecture power consumption characterization for low-power DSP applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Sangjin Hong ; State Univ. of New York, Stony Brook, NY, USA ; Shu-Shin Chin ; Suhwan Kim ; Wei Hwang

This paper presents a multiplier power consumption characterization technique used in a coefficient optimization for low-power multimedia digital signal processing. The technique accurately characterizes and models the actual power consumption of the multipliers. Based on the models, the coefficient optimization finds an optimum set of coefficient patterns. The technique is based on the relative power weight factor of each coefficient bit defined, which characterizes the power consumption of multipliers. We have developed power consumption models based on the relative power weight factors to estimate/predict power dissipation for array-type multipliers and tree-type multipliers. We have applied our methodology on FFTs for obtaining the profiles of power consumption for these multiplier structures.

Published in:

Electronics, Circuits and Systems, 2002. 9th International Conference on  (Volume:2 )

Date of Conference:

2002