By Topic

Virtual component IP re-use in telecommunication systems design: a case study of MPEG-2/JPEG2000 encoder

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Coussy, P. ; Lester Lab., UBS Univ., Lorient, France ; Baganne, A. ; Martin, E.

The SOC integration platform provides a multi-application system backbone for various application families. With a minor effort, multiple designs in the same domain can be reached by reusing IP cores. However, there are several steps in SOC conception that can cause the design to fail. SOC designers need methodologies and formal models for success in one of the most important problems, the IP core integration. A successful integration of IP/VC blocks indeed requires a set of views that provides the ad hoc information for each IP block through the SOC design flow. This paper recalls some key points of IP integration using both IP designer and SOC integrator constraints. As an illustration, we present an example of a quantizer core reused from an MPEG design into a JPEG2000 encoder.

Published in:

Electronics, Circuits and Systems, 2002. 9th International Conference on  (Volume:2 )

Date of Conference:

2002