By Topic

High speed asynchronous structures for inter-clock domain communication

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Chattopadhyay, A. ; Dept. of Electr. & Comput. Eng., McGill Univ., Montreal, Que., Canada ; Zilic, Z.

This paper describes a globally asynchronous, locally dynamic system (GALDS) design paradigm. In a GALDS design, many synchronous blocks are inter-connected using dedicated asynchronous links. Each synchronous block is associated with a local clock generator and features dynamic frequency scaling in order to utilize the least possible power for the required performance to be achieved. Two different asynchronous structures are explored in this paper and they each feature high throughput, modular design and high tolerance to metastability errors that occur when communicating between clock domains. These structures utilize a 4-phase dual track asynchronous control circuit to control either a single direction FIFO with data traveling uniquely in one direction or a bidirectional FIFO that is capable of transmitting data simultaneously in both directions by precisely controlling when data has access to a common, shared datapath. These structures have been created in TSMC's CMOSP18 technology.

Published in:

Electronics, Circuits and Systems, 2002. 9th International Conference on  (Volume:2 )

Date of Conference: