By Topic

The on-chip 3-MB subarray-based third-level cache on an Itanium microprocessor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Weiss, D. ; Hewlett-Packard Co., Fort Collins, CO, USA ; Wuu, J.J. ; Chin, V.

The 3-MB on-chip level three cache in the Itanium 2 processor, built on an 0.18-μm, six-layer Al metal process, employs a subarray design style that efficiently utilizes available area and flexibly adapts to floor plan changes. Through a distributed decoding scheme and compact circuit design and layout, 85% array efficiency was achieved for the subarrays. In addition, various test and reliability features were included. The cache allows for a store and a load every four core cycles and has been characterized to operate above 1.2 GHz at 1.5 V and 110°C. When running at 1.0 GHz, the cache provides a total bandwidth of 64 GB/s.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:37 ,  Issue: 11 )