By Topic

A 1.2 GHz programmable DLL-based frequency multiplier for wireless applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chua-Chin Wang ; Dept. of Electr. Eng., Nat. Sun Yat-Sen Univ., Kaohsiung, Taiwan ; Hsien-Chih She ; Hu, R.

A CMOS local oscillator using a programmable DLL (delay lock loop)-based frequency multiplier to synthesize carrier frequencies from 1.1 GHz to 1.5 GHz is presented. The frequency of the output clock is 7× to 10× of an input reference clock. No LC-tank is used in the proposed design, such that the power dissipation as well as the active area are drastically reduced. The design is carried out using the TSMC 1P5M 0.25 μm CMOS process at 2.5 V power supply. The average lock time is optimally shortened by initializing the start-up voltage of the VCDTL (voltage-controlled delay tap line) at the mid point of the working range. Meanwhile, the power dissipation of the physical chip measures only 52.2 mW at 1.2 GHz output.

Published in:

Electronics, Circuits and Systems, 2002. 9th International Conference on  (Volume:1 )

Date of Conference:

2002