Reliability of VLSI-level chip assembly for evaluating the development of back-end technologies using a test chip with a top two-level metal structure | IEEE Journals & Magazine | IEEE Xplore