By Topic

Perspectives of fully-depleted SOI transistors down to 20nm gate length

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Luyken, R.J. ; Corporate Res., Infineon Technol. AG, Munich, Germany ; Stadele, M. ; Rosner, W. ; Schulz, T.
more authors

Device simulations have been carried out for n-channel fully depleted SOI transistors with undoped channels and single gates. Si body thickness, lateral gradient of the doping concentration profiles in source and drain, and spacer width have been varied to explore the design space. Gate lengths, gate oxide thicknesses, and operating voltages were chosen for three technology nodes (90, 65, and 45 nm) according to the specifications of the International Technology Roadmap for Semiconductors (ITRS 2001).

Published in:

SOI Conference, IEEE International 2002

Date of Conference:

7-10 Oct 2002