By Topic

A voltage reference compatible with standard SOI CMOS processes and consuming 1 pA to 50 nA from room temperature up to 300°C

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Adriaensen, S. ; Microelectron. Lab., Univ. Catholiyue de Louvain, Louvain-la-Neuve, Belgium ; Dessard, V. ; Flandre, D.

Summary form only given. We have presented a new and simple implementation of a voltage reference, based on an optimal standard SOI process mask use and a new architecture. The voltage drift over temperature is similar to standard references implementation while the power consumption and the chip area are drastically reduced. Additional threshold voltages can be obtained at no cost on most SOI processes and can be even more exploited for their usefulness in analog applications. Moreover, intrinsic MOSFETs, having better matching properties compared to doped devices, are of a great utility for critical analog blocks.

Published in:

SOI Conference, IEEE International 2002

Date of Conference:

7-10 Oct 2002