By Topic

Is scan (alone) sufficient to test today's microprocessors? Not quite, but we can't get the job done without it

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
G. Giles ; Adv. Micro Devices Inc., Austin, TX, USA

The question really comes back to the sufficiency of the quality provided by scan patterns on today's microprocessors. State-of-the-art microprocessor designs and manufacturing processes are always pushing the envelope. This aggressive posture with respect to the underlying technology is one cause of the demise of the stuck-at fault model and its cousins. ATPG is only as good as its fault model. Scan has less utility for testing some of the very analog features of today's microprocessors such as gigabyte/sec differential busses. Though scan has been used in the past for I/O timing spec and speed bin testing, this is less applicable than it once was because the silicon is so much faster than the ATE. I recommend using best at-speed scan, ATPG, and BIST practices to achieve quantifiably high fault coverage, and also performing functional sequences under stress conditions.

Published in:

Test Conference, 2002. Proceedings. International

Date of Conference: