Referenced Items are not available for this document.
Control flow errors have been widely addressed in literature as a possible threat to the dependability of computer systems, and many clever techniques have been proposed to detect and tolerate them. Nevertheless, it has never been discussed if the overheads introduced by many of these techniques are justified by a reasonable probability of incurring control flow errors. This paper presents a static executable code analysis methodology able to compute, depending on the target microprocessor platform, the upper-bound probability that a given application incurs in a control flow error.
Published in:
Test Conference, 2002. Proceedings. International
Date of Conference: 2002
- Page(s):
- 500 - 508
- ISSN :
- 1089-3539
- Print ISBN:
- 0-7803-7542-4
- INSPEC Accession Number:
- 7528821
- Digital Object Identifier :
- 10.1109/TEST.2002.1041800
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
