Notification:
We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

IEEE 1149.1-compliant access architecture for multiple core debug on digital system chips

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Vermeulen, B. ; Philips Res. Labs., Eindhoven, Netherlands ; Waayers, T. ; Bakker, S.

To enable the efficient use of debug functionality on a core-based system chip, existing core-level debug interfaces need to be re-used in one, well-defined debug architectures at chip-level. This paper describes a chip-level architecture for controlling multiple IEEE 1149.1 compliant debug interfaces on a single system chip. The presented architecture is not only fully compliant with IEEE 1149.1 with regard to the chip-level debug and boundary scan hardware, but also as to whether or not the bypass multiplexer is activated. Chip-level TAP support is also presented to allow multiple debugger tools to control debug operations in multiple heterogeneous cores via this architecture. As an experiment, the proposed architecture is mapped on an FPGA to verify concurrent debug of multiple cores.

Published in:

Test Conference, 2002. Proceedings. International

Date of Conference:

2002