By Topic

Hot-carrier-induced degradation of threshold voltage and transconductance in n-channel LDD and SD poly-Si TFTs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
H. Tango ; Tokyo Inst. of Polytechnics, Kanagawa, Japan ; T. Satoh ; Y. Imai

Hot-carrier degradation in poly-Si lightly doped drain (LDD) thin-film transistors (TFTs) can be significantly reduced compared to that in single drain (SD) TFTs. Degradation for both types of TFTs was worst at the gate voltage corresponding to the largest substrate hole current. According to a power-time dependence law of Δ Gm max for both types of TFTs, the degradation is ascribable to interface state generation at the poly-Si/gate oxide interface and in the grain boundaries

Published in:

Electronics Letters  (Volume:38 ,  Issue: 20 )