By Topic

Low power receiver architectures for multi-carrier CDMA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
McCormick, A.C. ; Dept. of Electron. & Electr. Eng., Edinburgh Univ., UK ; Grant, P.M. ; Thompson, J.S. ; Arslan, T.
more authors

The implementation of multi-carrier code division multiple access (MC-CDMA) receivers in digital hardware is considered. A low power algorithm is proposed which treats the received signal as a block of symbols, rather than processing the symbols individually. This reduces power by holding one input to the multiplier circuits used in the multi-carrier combiner multiplication constant for a number of clock cycles. This produces a 50% reduction in power consumption for a multi-user detection combiner circuit. This algorithm is also extended to the fast Fourier transform (FFT) block and allows an overall power drain reduction of 13% for the whole receiver. A software configurable version of the circuit, which allows a trade-off between power reduction and processing delay, is also described

Published in:

Circuits, Devices and Systems, IEE Proceedings -  (Volume:149 ,  Issue: 4 )