16Mb ROM design using bank select architecture | IEEE Conference Publication | IEEE Xplore