Memory design strategy | IEEE Conference Publication | IEEE Xplore