By Topic

Enabling technologies for integrated system-on-a-package for the next generation aerospace applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
J. J. Young ; Dept. of Mech. Eng., Arkansas Univ., Fayetteville, AR, USA ; A. P. Malshe ; W. D. Brown ; T. Lenihan
more authors

Since the trend for electronic systems now requires more functional density not only per unit area, but also per unit volume, and as electronic systems become smaller and thinner, the next logical step is to thin the integrated circuit (IC). This paper looks at the mechanical and morphological effects of the thinning process on the IC, and discusses thermal management schemes used to operate the thinned IC at higher power levels. The methods used for thinning the chips in this study are plasma etching and mechanical polishing. The chips were thinned to a thickness of approximately 50-80 microns. This paper compares the effects of these two thinning processes on the chip's surface morphology and mechanical properties. In addition to the physical analysis of the chip, different thermal management schemes are also investigated in order to help increase the chip's operating power in both the flip chip and wire bond configurations. Polyimide is a desirable substrate for conformal circuitry because of its mechanical flexibility, yet it is a poor conductor of heat. Therefore, the thermal management schemes must be integrated into the polyimide substrate in order to increase the flow of heat away from the chips. The investigated schemes are thermal vias and micro heat channels. Finite element analysis was used to model these thermal management schemes.

Published in:

Aerospace Conference Proceedings, 2002. IEEE  (Volume:5 )

Date of Conference:

2002