Scheduled System Maintenance:
On May 6th, system maintenance will take place from 8:00 AM - 12:00 PM ET (12:00 - 16:00 UTC). During this time, there may be intermittent impact on performance. We apologize for the inconvenience.
By Topic

Analysing trade-offs in scan power and test data compression for systems-on-a-chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
4 Author(s)
Rosinger, P.M. ; Dept. of Electron. & Comput. Sci., Southampton Univ., UK ; Gonciari, P.T. ; Al-Hashimi, B.M. ; Nicolici, N.

The relationship is investigated between test data compression and power dissipation during scan testing. It is shown how combining a proposed symmetric coding scheme and a weighted scan latch reordering (W-SLR) algorithm allows efficient exploration of the scan power and test data compression solution space. This is achieved by reducing and balancing the transition activity in the scan-in and scan-out sequences. This will impact the test data compression, which depends only on the scan-in sequence, and the overall scan power dissipation, which depends on the scan-in and scan-out sequences. Trade-off analysis using ISCAS89 benchmark circuits shows that, by employing the proposed symmetric coding scheme and varying a weighting parameter in the W-SLR algorithm, the embedded core designer can easily and explicitly control the scan power and volume of test data. The proposed asymmetric/symmetric code transformation is equally applicable to (and thus it maintains its benefits) any asymmetric 'run length' coding scheme

Published in:

Computers and Digital Techniques, IEE Proceedings -  (Volume:149 ,  Issue: 4 )