By Topic

Environmentally friendly, high thermal resistant, low CTE substrate material for semiconductor packaging

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
T. Baba ; Circuitry Mater. Res. Lab., Sumitomo Bakelite Co. Ltd., Shizuoka, Japan

Semiconductor packaging technology has been moving towards increased miniaturization, lighter weight and higher density. Flip Chip packaging is therefore becoming the mainstream packaging technology for next generation devices. The technology trend has been moving towards much finer pitch interconnections between the semiconductor chip and the package substrate, much narrower circuit width on the substrate and a much smaller diameter of the circuitry layer interconnection. Thus, concerns arise regarding mechanical and electrical deterioration and failure at the interconnections. Previously much more focus had been placed on systems utilizing Halogen-free and Pb-free raw materials in order to meet environmental requirements. In this paper, we are reporting a new substrate material for semiconductor packages (Copper-clad-laminate: ELC-4785GS, Prepreg: EI-6785GS, Build-up material: APL-4601) which Sumitomo Bakelite has begun developing.

Published in:

Electronics Manufacturing Technology Symposium, 2002. IEMT 2002. 27th Annual IEEE/SEMI International

Date of Conference: