By Topic

A time-domain approach to extract SPICE-compatible equivalent models for embedded interconnects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hsiao-Chen Chang ; Dept. of Electr. Eng., Nat. Sun Yat-Sen Univ., Kaohsiung, Taiwan ; Chun-Chin Kuo ; Tzong-Lin Wu

This paper proposes an efficient algorithm for extracting SPICE-compatible circuits of embedded interconnect structures from FDTD-simulated time-domain reflections. A layer-peeling technique (LPT) is first employed to de-embed the interconnect-under-extract (IUE) and obtain the time-domain response of the IUE itself. A general pencil of matrix method (GPOM) is then used to get the pole-residue representation of the time-domain response of the IUE. A pole-reducing procedure is implemented based on a bandwidth criterion to obtain another pole-residue representation with minimum poles. Finally, the lumped equivalent models of the IUE are synthesized by an equivalent lumped-model extraction technique, in which four types of equivalent model bases are used. The equivalent circuit can be easily implemented in a SPICE-like simulator. A bonding wire structure and a multiple discontinuous microstrip line are presented as an example to demonstrate the validity of the proposed algorithm both in time and frequency domains.

Published in:

Electromagnetic Compatibility, 2002. EMC 2002. IEEE International Symposium on  (Volume:2 )

Date of Conference:

19-23 Aug. 2002