By Topic

Design and analysis of a high speed operational amplifier made by 60 nm gate-length MOSFETs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Cheng, J. ; Res. Inst. of Micro, Shanghai Jiao Tong Univ., China ; Jiang, J.F. ; Cai, Q.Y.

In this paper, a high speed operational amplifier (op amp) with 60 nm gate length MOSFET (nano-MOSFET) is presented. Cascode input stage is implemented to improve frequency response. After verifying the availability of cascode form in designing high speed op amp via SPICE model, we give simulation results to prove the speed of cascode op amp has no advantage compared with simple two-stage op amp in this ultra-short channel occasion. Our simulation also suggest it is important to choose transistor parameter, as small output resistance can severely deteriorate circuit performance.

Published in:

Nanotechnology, 2002. IEEE-NANO 2002. Proceedings of the 2002 2nd IEEE Conference on

Date of Conference: