Cart (Loading....) | Create Account
Close category search window
 

Real-time segmentation architecture of gray-scale/color motion pictures and digital test-chip implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Morimoto, T. ; Res. Center for Nanodevices & Syst., Hiroshima Univ., Higashi-Hiroshima, Japan ; Harada, Y. ; Koide, T. ; Mattausch, H.J.

This paper proposes a digital algorithm for gray-scale/color image segmentation of real-time video signals and a cell-network-based implementation architecture in state-of-the-art CMOS technology. Through extrapolation of test-chip-data design in 0.35 μm CMOS technology and simulation results we predict that about 50,000 ∼ 100,000 pixels can be integrated on a chip in a 0.09 μm CMOS technology, realizing very high-speed segmentation at about 300 μsec per gray-scale/color image. Consequently real-time color-video segmentation will become possible in near future.

Published in:

ASIC, 2002. Proceedings. 2002 IEEE Asia-Pacific Conference on

Date of Conference:

2002

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.