By Topic

A 5.5 GHz prescaler in 0.18 μm CMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ajjikuttira, A.B. ; Inst. of Microelectron., Singapore, Singapore ; Wei Liat Chan ; Yong Lian

A high-speed dual-modulus divide-by-32/33 prescaler (DMP) has been fabricated in a standard 0.18 μm CMOS process. It consists of a divide-by-4/5 synchronous divider implemented in MOS current-mode logic and a divide-by-8 asynchronous counter realized in differential cascode voltage-switch logic. A fully differential architecture is adopted, which offers immunity against noise, fabrication process and supply voltage variation. The measured operating frequency range is from 4.6 to 6.2 GHz, making it suitable for WLAN applications. Including the buffers, the circuit draws about 29 mA from a 1.8 V power supply and occupies less than 1 mm2 die area.

Published in:

ASIC, 2002. Proceedings. 2002 IEEE Asia-Pacific Conference on

Date of Conference: