By Topic

Data-driven array processor for video signal processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Schmidt, U. ; ITT Intermetall, Freiburg, West Germany ; Caesar, K. ; Himmel, T.

A software approach to digital video signal processing which is based on a programmable array processor that can be used as a building block to construct systems of arbitrary complexity is presented. The processor consists of 16 individually programmable cells with 12-bit RISC (reduced instruction set computer) architectures; the peak performance is 4 GOPS, the maximum data transfer rate across chip boundaries is 750 Mbytes/s. The processor executes statistically scheduled data flow programs. To this end, all communication-whether between cells or between processors-is data-driven (as opposed to clock-driven). Self-timed hardware mechanisms that handle the synchronous data flows automatically and transparently are provided. The technology enables the integration of 1.2 million transistors on a single chip, and clock rates up to 125 MHz. The data flow processor architecture allows the parallelisms inherent in many video applications to be fully exploited; at the same time, the programming task is facilitated through the built-in hardware support for intercell and interprocessor communication

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:36 ,  Issue: 3 )