By Topic

DISIPLE: digital signal processor programming language and environment

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
S. M. Dunn ; Dept. of Electr. & Comput. Eng., Rutgers Univ., Piscataway, NJ, USA ; J. E. Peters ; B. Finkel ; L. Neafsey

A compiler for signal processing applications with high-level language control structures and the ability to express computational parallelism is described. There are two expert system back-ends that generate code using advice about the architecture of the target machine(s). The first back-end generates code for control flow, and the second generates code for computation. Both expert systems use a rule base that describes the number, type, and architecture of the target processors. If an instruction cannot be directly implemented functionally equivalent intermediate language statements are automatically generated. Currently, the prototype compiler generates TMS320 family assembly code and code for distributed memory parallel computers

Published in:

IEEE Transactions on Acoustics, Speech, and Signal Processing  (Volume:38 ,  Issue: 11 )