By Topic

Intrinsic evolution of quasi DC solutions for transistor level analog electronic circuits using a CMOS FPTA chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Langeheine, J. ; Kirchhoff-Inst. for Phys., Heidelberg Univ., Germany ; Meier, K. ; Schemmel, J.

In this paper the results of a series of intrinsic hardware evolution experiments with a CMOS FPTA chip are presented. The experiments discussed are restricted to the evolution of specified target DC behaviors. In the first series of experiments the evolution of different logic gates, namely NAND, NOR, AND, OR and XOR, is studied. The success rates in evolving the different logic gates are compared to each other Furthermore the influence of three different methods of presenting the test patterns to the chip is analyzed In a second series of experiments the evolution of a Gaussian voltage transfer characteristic is tackled. Thereby the influence of the chip area available to the genetic algorithm is studied.

Published in:

Evolvable Hardware, 2002. Proceedings. NASA/DoD Conference on

Date of Conference:

2002