By Topic

On two new trends in evolvable hardware: employment of HDL-based structuring, and design of multi-functional circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Stoica, A. ; Jet Propulsion Lab., California Inst. of Technol., Pasadena, CA, USA ; Zebulum, R.S. ; Keymeulen, D. ; Ferguson, M.I.
more authors

This paper comments on some directions of growth for evolvable hardware, proposes research directions that address the scalability problem and gives examples of results in novel areas approached by EHW. The directions of growth include Software/Hardware hybrids, electronic/non-electronic hybrids, and networked systems. The research directions proposed here are (1) evolutionary compilation of descriptions from behavioral Hardware Description languages (HDL) to structural HDL (for both the case of digital and analog/mixed signal) (2) evolutionary synthesis, i.e. converting from synthesizable HDL to circuits and (3) hardware-software partitioning (co-design) for CPU/FPGA hybrids. The results presented here illustrate evolutionary design of multi-junctional/adaptive circuits including polymorphic and reconfiguration based circuits, and evolution of optimized circuits, in particular low-voltage circuits.

Published in:

Evolvable Hardware, 2002. Proceedings. NASA/DoD Conference on

Date of Conference: