By Topic

Determination of intrinsic FET parameters using circuit partitioning approach

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
H. -O. Vickes ; Div. of Network Theory, Chalmers Univ. of Technol., Gothenburg, Sweden

A technique useful in extracting intrinsic parameters for a compound semiconductor FET is presented. The technique makes use of a method provided by G. Dambrine et al. (1988). A modified active circuit that accounts for charge accumulation in the conducting channel is presented. The model has the further advantage of using control voltage modeling in agreement with the Curtice convention for large-signal analysis. The equations are presented for each active element as a function of the intrinsic y parameters. Measurements verify the parameter extraction technique with the circuit topology used and show good results

Published in:

IEEE Transactions on Microwave Theory and Techniques  (Volume:39 ,  Issue: 2 )