By Topic

A rapid prototyping environment for distributed reconfigurable systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Bobda, C. ; Heinz Nixdorf Inst., Paderborn Univ., Germany ; Steenbock, N.

In the last decade FPGAs have emerged as the ultimate solution to reduce the time to market and ensure a long time on the market for digital products. Although the design time of applications in FPGAs is still shorter than those of ASICs, programming FPGAs is still a complex exercise reserved to electrical and electronics engineers. Programming FPGAs requires quite a long time to learn and understand the CAD tools. This limits the use of FPGA in other fields like mechanical engineering and computer science which could benefit from the advantages of those devices. For this purpose, simple and efficient design tools are required for people working in other fields and willing to use FPGAs to solve some problems. We present a new design environment called CoreMap, for prototyping and programming on distributed reconfigurable systems. The CoreMap provides the possibility to implement circuits in FPGA with out knowledge of hardware design and CAD tools. In contrast to many tools which seek the same objective, the CoreMap does not generate a HDL code to be compiled by a CAD tool. The CoreMap processes a combined placement and core-based synthesis to implement dataflow graphs in FPGAs. CoreMap also uses techniques based on the computation of eigenvalues to partition and place large designs temporally on one FPGA or spatially on more FPGAs.

Published in:

Rapid System Prototyping, 2002. Proceedings. 13th IEEE International Workshop on

Date of Conference:

2002