By Topic

System prototyping by integration of reconfigurable hardware into a heterogeneous system model

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Buchenrieder, Klaus ; Infineon Technol. AG, Munich, Germany ; Nageldinger, U. ; Pyttel, A. ; Sedlmeier, A.

In this paper, we present an efficient methodology to functionally verify high performance algorithms using a Hardware/Software Prototype based on reconfigurable hardware attached to a standard PC We start from a conceptual design on system level using the commercial Cadence Cierto VCC tool, by defining the system in several behavioral blocks, each of them having the functionality described in standard C or C++. This software-only system is then refined by selecting certain blocks to be implemented in hardware, which are then described in Handel-C, then compiled and mapped to Xilinx Virtex FPGAs. The hardware blocks are seamlessly integrated into the VCC environment by stub modules, which perform the hardware/software interfacing and communication via shared memory DMA transfers. This paper presents the methodology and illustrates it using an example of a Viterbi encoder/decoder.

Published in:

Rapid System Prototyping, 2002. Proceedings. 13th IEEE International Workshop on

Date of Conference: