By Topic

Graph-based quantum integrated circuits using III-V mulch-branch nanowire networks and their nano-Schottky gate control

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Kasai, S. ; Res. Center for Integrated Quantum Electron., Hokkaido Univ., Sapporo, Japan ; Yumoto, M. ; Fukushi, T. ; Muranaka, T.
more authors

Beyond the scaling limit of Si CMOS LSls, one envisages nanoelectronics based on quantum devices. To realize quantum LSls (Q-LSIs), however, a novel architecture is required that is suitable to non-robust and charge-sensitive quantum devices which manipulate a single or a few electrons. The cascaded logic gate architecture in Si LSIs is utterly unsuitable. The purpose of this paper is to propose a graph-based Q-LSI architecture and to investigate its basic feasibility by forming of high-density GaAs-based and InP-based multi-branch nanowire networks and controlling them by nanometer-scale Schottky gates.

Published in:

Device Research Conference, 2002. 60th DRC. Conference Digest

Date of Conference:

24-26 June 2002