By Topic

A hybrid Nb/CMOS integration process for superconducting tunnel junction imaging arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
A. Wong ; Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA ; Xiaofan Meng ; T. Van Duzer

A process for hybrid superconductor/CMOS integration was developed for the fabrication of extremely sensitive color-imaging arrays using superconducting tunnel junctions. A Nb-AlOx-Nb process was used to fabricate arrays of junctions directly on top of CMOS devices. The CMOS wafers required the development of a planarization process suitable for subsequent tunnel-junction fabrication. The process involved the deposition of a sacrificial oxide layer by electron cyclotron resonance plasma-enhanced chemical vapor deposition, chemical-mechanical polishing, and a layer of spin-on glass. A process was also developed for via contacts through the oxide layer that optimized the stability of the contacts. The critical current spreads of the arrays (50 junctions) were as small (spread about 1% for 3 μm × 3 μm junctions) as on bare silicon wafers

Published in:

IEEE Transactions on Applied Superconductivity  (Volume:12 ,  Issue: 3 )