By Topic

A procedure for designing a translator from C to VHDL

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Sanevelly, V.V. ; Dept. of Electr. & Comput. Eng., Tennessee Technol. Univ., Cookeville, TN, USA ; Haggard, R.L.

Hardware/software codesign can be defined as the unification of separate hardware and software paths towards the development of a system as a whole. One of the prominent aspects of a codesign process is C to VHDL translation. This paper describes a procedure to design a translator from C to VHDL using transformation algorithms, which facilitate the process of C to VHDL translation. In particular, we examine the transformation algorithms involved in the process of C to VHDL translation.

Published in:

System Theory, 2002. Proceedings of the Thirty-Fourth Southeastern Symposium on

Date of Conference: