By Topic

Predictive methodology for high-performance networking

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
J. Foag ; Inst. for Integrated Circuits, Tech. Univ. Munich, Germany ; T. Wild ; N. Pazos ; W. Brunnbauer

Networking devices have to offer short processing latencies and flexibility concerning the supported networking protocols and applications. The input packet-processing flow in conventional networking node devices follows a serial or a layer-specific pseudo-parallel method, serialized by the data dependencies of the inherent layer protocol types. This article describes a new methodology, which is based on the principles of branch prediction and speculative execution in microprocessors, for latency reduced input packet processing in a networking device. Through the use of protocol stack prediction, in combination with speculative protocol layer processing, a networking system may realize a mean system processing time reduction of up to 40 percent in a real networking environment in comparison to conventional processing methodologies.

Published in:

Computers and Communications, 2002. Proceedings. ISCC 2002. Seventh International Symposium on

Date of Conference: