Cart (Loading....) | Create Account
Close category search window

Transforming bit-serial communication circuits into fast parallel VLSI implementations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Lewis, D.M. ; Dept. of Electr. Eng., Toronto Univ., Ont., Canada ; Thomson, B.W. ; Boulton, P.I.P. ; Lee, E.S.

Bit-serial circuits are traditionally used to encode, decode, and perform error checking in digital communication and mass storage systems. The throughput of these circuits can form a bottleneck in system performance. Expensive technology may be required to match the speed of the rest of the system. Techniques for transforming these circuits into bit-parallel implementations which achieve high throughput are presented. Circuits designed for a 50-Mb/s local area network controller are used as examples. Coding, decoding, and cyclical redundancy check circuits are fabricated in 4-μm CMOS, yet achieve 50-Mb/s bandwidth

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:23 ,  Issue: 2 )

Date of Publication:

Apr 1988

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.