Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Reducing losses in three-phase PWM pulsed DC-link voltage-type inverter systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Cavalcanti, M.C. ; Center of Power Electron. Syst., Virginia Polytech. Inst. & State Univ., Blacksburg, VA, USA ; Cabral da Silva, E.R. ; Lima, A.M.N. ; Jacobina, C.B.
more authors

This paper deals with pulsewidth modulation (PWM) strategies that synchronize clamped voltage segments using the current peak in the corresponding phases of a three-phase quasi-resonant DC-link (QRDCL) voltage inverter. It is shown that, instead of employing lookup tables, these strategies can be easily implemented by using, the concept of hybrid modulation in this type of pulsed DC-link voltage (PDCLV) inverter. In fact, such concept leads to a systematic and straight approach to the generation of any continuous or discontinuous PWM strategy. A topology that is shown to produce fewer losses than either PDCLV inverters or the hard-switched inverter version is used to compare the losses produced when the two strategies discussed in the paper are employed. Simulation and experimental results confirm the validity of the proposed technique.

Published in:

Industry Applications, IEEE Transactions on  (Volume:38 ,  Issue: 4 )