CMOS amplifier design with enhanced slew rate and power supply rejection

The performance of several types of analog VLSI circuits is limited by the settling behavior and power supply rejection of CMOS amplifiers. Three novel techniques in MOS amplifier design, including nonsaturated input differential pair, improved cascode structure, and biasing circuitry, are described. A two-stage amplifier using these techniques has been fabricated in the MOSIS scalable 2- mu m CMOS technology, and achieves 80-V/ mu s slew rate and 57-dB power-supply rejection ratio (PSRR) at 50 kHz with DC power dissipation of 1 mW.<
>