Referenced Items are not available for this document.
An integrated seven bit time-to-digital converter (TDC) based on tapped CMOS delay lines was designed and tested. Its single-shot resolution is about 700 ps, and the ultimate resolution of averaged results is 50-100 ps. The linearity and gain of the converter are markedly dependent on the layout and ambient conditions
Published in:
Circuits and Systems, 1989., Proceedings of the 32nd Midwest Symposium on
Date of Conference: 14-16 Aug 1989
- Page(s):
- 201 - 205 vol.1
- Meeting Date :
- 14 Aug 1989-16 Aug 1989
- INSPEC Accession Number:
- 3820876
- Conference Location :
- Champaign, IL
- Digital Object Identifier :
- 10.1109/MWSCAS.1989.101829
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
