Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Transmission line simulator as a basic component of CAD system for VLSI interconnects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Liao, J.C. ; Dept. of Electr. & Comput. Eng., Arizona Univ., Tucson, AZ, USA ; Palusinski, O.A. ; Prince, J.L.

A transmission line simulator, UANTL (University of Arizona Simulator for Nonlinear Terminated Transmission Line Network), its algorithm, and its application are presented. The role of UANTL as a basic element of a CAD system for VLSI interconnects is described. UANTL is simpler to use than SPICE because its input data file is not so complex. In the case of simple interconnections composed of two to three conductors, the CPU time required for the simulation with UANTL is, in general, an order less than that required for SPICE simulation. This CPU time savings will increase substantially for interconnections with four or more conductors

Published in:

Computers and Communications, 1990. Conference Proceedings., Ninth Annual International Phoenix Conference on

Date of Conference:

21-23 Mar 1990