By Topic

A novel bit line-SToFM (Spacerless top-flat mask)-technology for 90 nm DRAM generation and beyond

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
B. J. Park ; Semicond. R&D Center, Samsung Electron. Co, Kyunggi, South Korea ; Y. S. Hwang ; Y. N. Hwang ; J. W. Lee
more authors

A novel bit line technology for self-aligned storage node contact has been developed to overcome the issues related with downscaling of COB stack DRAM cells for the 90 nm DRAM technology node and beyond. In this new scheme, both ILD gap fill tolerance and SAC etching selectivity of SiO/sub 2/ to Si/sub 3/N/sub 4/ are significantly enhanced because there is no need to form Si/sub 3/N/sub 4/ spacer around the bit-line and because of the better profile of top mask Si/sub 3/N/sub 4/. Furthermore, compared to the conventional scheme, the novel bit line has the advantages of device performance such as refresh time and speed because the parasitic bit line capacitance is decreased by as much as 25%. The new bit line technology has been developed and verified with a 0.12 /spl mu/m 512 Mb DRAM product. The results obtained from a 0.12 /spl mu/m DRAM technology confirm that this novel bit line scheme is beneficial for the 90 nm technology node and beyond.

Published in:

VLSI Technology, 2002. Digest of Technical Papers. 2002 Symposium on

Date of Conference:

11-13 June 2002